

DLC Display Co., Limited

德爾西顯示器有限公司



MODEL No: DLC0283BDP04DF-R-1

TEL: 86-755-86029824

FAX: 86-755-86029827

E-MAIL: sales@dlcdisplay.com

WEB: www.dlcdisplay.com



Record of Revision

Date	Revision No.	Summary
2017-08-08	1.0	Rev 1.0 was issued
2019-05.31	1.1	Modify luminance and color coordinates page16

1. Scope

This data sheet is to introduce the specification of DLC0283BDP04DF-R-1 active matrix TFT module. It is composed of a color TFT-LCD panel, driver IC, FPC, RTP and a backlight unit. The 2.83" display area contains 240(RGB) x 320 pixels.


2. Application

Digital equipments which need color display, mobile phone, mobile navigator/video systems.

3. General Information

Item	Contents	Unit
Size	2.83	inch
Resolution	240(RGB) x 320	/
Interface	CPU/RGB	/
Technology type	IPS	/
Pixel pitch	0.18x0.18	mm
Pixel Configuration	R.G.B Vertical Stripe	
Outline Dimension (W x H x D)	50.0 x 69.2 x 3.9	mm
Active Area	43.2 x 57.6	mm
Display Mode	Transmissive Normally Black	/
Backlight Type	LED	/
Driver IC	ILI9341V	/
Viewing Direction	ALL	

4. Outline Drawing



5. Interface signals

No	Symbol	I/O	Description	Remarks
1	GND	P	Power Ground	
2	XR	O	Touch Control pin	
3	YD	O	Touch Control pin	
4	XL	O	Touch Control pin	
5	YU	O	Touch Control pin	
6	IOVCC	P	Power supply for interface logic circuit	
7	IOVCC	P	Power supply for interface logic circuit	
8	VCI	P	Power supply for analog circuit	
9	VCI	P	Power supply for analog circuit	
10	IM2	I	Select the MCU interface mode	Note1
11	IM1	I	Select the MCU interface mode	Note1
12	IM0	I	Select the MCU interface mode	Note1
13	RESET	I	Reset signal	
14	CS	I	Chip selection pin	
15	RS/SPI_SCL	I	RS: Register select signal SCL: Serial data clock in serial interface	
16	WR/SPI_RS	I	WR: Write enable pin in parallel interface RS: Register select signal	
17	RD	I	Read strobe signal and actives when the signal is low	
18	VSYNC	I	Frame synchronizing signal for RGB interface operation	
19	HSYNC	I	Line synchronizing signal for RGB interface operation	
20	ENABLE	I	Data enable pin	
21	DOTCLK	I	Dot clock signal for RGB interface operation	
22	SDA	I	Serial data input signal	
23	DB0(B0)	I/O	Data bus	
24	DB1(B1)	I/O	Data bus	
25	DB2(B2)	I/O	Data bus	
26	DB3(B3)	I/O	Data bus	
27	DB4(B4)	I/O	Data bus	
28	DB5(B5)	I/O	Data bus	
29	DB6(G0)	I/O	Data bus	
30	DB7(G1)	I/O	Data bus	
31	DB8(G2)	I/O	Data bus	
32	DB9(G3)	I/O	Data bus	
33	DB10(G4)	I/O	Data bus	
34	DB11(G5)	I/O	Data bus	
35	DB12(R0)	I/O	Data bus	

36	DB13(R1)	I/O	Data bus	
37	DB14(R2)	I/O	Data bus	
38	DB15(R3)	I/O	Data bus	
39	DB16(R4)	I/O	Data bus	
40	DB17(R5)	I/O	Data bus	
41	SDO	O	Serial data output signal	
42	GND	P	Power Ground	
43	LEDA	I	LED Anode	
44	LEDK1	I	LED Cathode	
45	LEDK2	I	LED Cathode	
46	LEDK3	I	LED Cathode	
47	LEDK4	I	LED Cathode	
48	NC	-	No Connection	
49	NC	-	No Connection	
50	GND	P	Power Ground	

Note1:

IM3	IM2	IM1	IM0	Interface	DB Pin in use	
					Register/Content	GRAM
0	0	0	0	80 MCU 8-bit bus interface I	DB[7:0]	DB[7:0]
0	0	0	1	80 MCU 16-bit bus interface I	DB[7:0]	DB[15:0]
0	0	1	0	80 MCU 9-bit bus interface I	DB[7:0]	DB[8:0]
0	0	1	1	80 MCU 18-bit bus interface I	DB[7:0]	DB[17:0]
0	1	0	1	3-line 9-bit data serial interface I	SDA: In/Out	
0	1	1	0	4-line 8-bit data serial interface I	SDA: In/Out	
1	0	0	0	80 MCU 16-bit bus interface II	DB[8:1]	DB[17:10] DB[8:1]
1	0	0	1	80 MCU 8-bit bus interface II	DB[17:10]	DB[17:10]
1	0	1	0	80 MCU 18-bit bus interface II	DB[8:1]	DB[17:0]
1	0	1	1	80 MCU 9-bit bus interface II	DB[17:10]	DB[17:9]
1	1	0	1	3-line 9-bit data serial interface II	SDI: In, SDO: Out	
1	1	1	0	4-line 8-bit data serial interface II	SDI: In, SDO: Out	

IM3 = 1 , EXTC = 1

6. Absolute maximum Ratings

6.1. Electrical Absolute max. ratings

Parameter	Symbol	MIN	MAX	Unit	Remark
Logic Supply Voltage	IOVCC	-0.3	4.6	V	
Analog Supply Voltage	VCC	-0.3	4.6	V	

6.2. Environment Conditions

Item	Symbol	MIN	MAX	Unit	Remark
Operating Temperature	TOPR	-20	70	°C	
Storage Temperature	TSTG	-30	80	°C	

6.3. LED Backlight Absolute max. ratings

Item	Symbol	MIN	MAX	Unit	Remark
LED Forward Current	I _{LED}	--	25	mA	For each LED

7. Electrical Specifications

7.1 Electrical characteristics

GND=0V, Ta=25°C


Item	Symbol	MIN	TYP	MAX	Unit	Remark
Logic Supply Voltage	IOVCC	1.65	2.8	3.3	V	
Analog Supply Voltage	VCI	2.5	2.8	3.3	V	
Input Signal Voltage	VIL	0	--	0.3*IOVCC	V	
	VIH	0.7*IOVCC	--	IOVCC	V	
Output Signal Voltage	VOL	0	--	0.2*IOVCC	V	
	VOH	0.8*IOVCC	--	IOVCC	V	

7.2 LED Backlight

Ta=25°C

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	I _F	-	20	25	mA	Each LED
Forward Voltage	V _F	-	3.2	-	V	


Note: Figure below shows the connection of backlight LED.



8. Command/AC Timing


8.1 AC Characteristics

8.1.1 Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-I system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	t _{ast}	Address setup time	0	-	ns	
	t _{ah}	Address hold time (Write/Read)	0	-	ns	
CSX	t _{chw}	CSX "H" pulse width	0	-	ns	
	t _{cs}	Chip Select setup time (Write)	15	-	ns	
	t _{rcs}	Chip Select setup time (Read ID)	45	-	ns	
	t _{rcsfm}	Chip Select setup time (Read FM)	355	-	ns	
	t _{csf}	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	t _{wc}	Write cycle	66	-	ns	
	t _{wrh}	Write Control pulse H duration	15	-	ns	
	t _{wrl}	Write Control pulse L duration	15	-	ns	
RDX (FM)	t _{rcfm}	Read Cycle (FM)	450	-	ns	
	t _{rdhfm}	Read Control H duration (FM)	90	-	ns	
	t _{rdlfm}	Read Control L duration (FM)	355	-	ns	
RDX (ID)	t _{rc}	Read cycle (ID)	160	-	ns	
	t _{rdh}	Read Control pulse H duration	90	-	ns	
	t _{rdl}	Read Control pulse L duration	45	-	ns	
D[17:0], D[15:0], D[8:0], D[7:0]	t _{dst}	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	t _{dht}	Write data hold time	10	-	ns	
	t _{rat}	Read access time	-	40	ns	
	t _{ratfm}	Read access time	-	340	ns	
	t _{rodh}	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time (Write/Read)	0	-	ns	
CSX	tchwh	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twc	Write cycle	66	-	ns	
	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
RDX (FM)	trcfm	Read Cycle (FM)	450	-	ns	
	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
RDX (ID)	trc	Read cycle (ID)	160	-	ns	
	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[17:0], D[17:10]&D[8:1], D[17:10], D[17:9]	tdst	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	
	tratfm	Read access time	-	340	ns	
	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V.




CSX timings :




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

8.1.3 Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
SCL	t_{scycw}	Serial Clock Cycle (Write)	100	-	ns	
	t_{shw}	SCL "H" Pulse Width (Write)	40	-	ns	
	t_{slw}	SCL "L" Pulse Width (Write)	40	-	ns	
	t_{scycr}	Serial Clock Cycle (Read)	150	-	ns	
	t_{shr}	SCL "H" Pulse Width (Read)	60	-	ns	
	t_{slr}	SCL "L" Pulse Width (Read)	60	-	ns	
SDA / SDI (Input)	t_{sds}	Data setup time (Write)	30	-	ns	
SDA / SDO (Output)	t_{sdh}	Data hold time (Write)	30	-	ns	
SDA / SDO (Output)	t_{acc}	Access time (Read)	10	-	ns	
	t_{oh}	Output disable time (Read)	10	50	ns	
CSX	t_{scc}	SCL-CSX	20	-	ns	
	t_{chw}	CSX "H" Pulse Width	40	-	ns	
	t_{css}	CSX-SCL Time	60	-	ns	
	t_{csh}		65	-	ns	


Note: $T_a = 25\text{ }^\circ\text{C}$, $V_{DDI}=1.65\text{V to }3.3\text{V}$, $V_{CI}=2.5\text{V to }3.3\text{V}$, $AGND=V_{SS}=0\text{V}$




8.1.4 Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	t_{css}	Chip select time (Write)	40	-	ns	
	t_{csh}	Chip select hold time (Read)	40	-	ns	
SCL	t_{wc}	Serial clock cycle (Write)	100	-	ns	
	t_{wrh}	SCL "H" pulse width (Write)	40	-	ns	
	t_{wrl}	SCL "L" pulse width (Write)	40	-	ns	
	t_{rc}	Serial clock cycle (Read)	150	-	ns	
	t_{rdh}	SCL "H" pulse width (Read)	60	-	ns	
	t_{rdl}	SCL "L" pulse width (Read)	60	-	ns	
D/CX	t_{as}	D/CX setup time	10	-		
	t_{ah}	D/CX hold time (Write / Read)	10	-		
SDA / SDI (Input)	t_{ds}	Data setup time (Write)	30	-	ns	
	t_{dh}	Data hold time (Write)	30	-	ns	
SDA / SDO (Output)	t_{acc}	Access time (Read)	10	-	ns	For maximum CL=30pF
	t_{od}	Output disable time (Read)	10	50	ns	For minimum CL=8pF


 Note: $T_a = 25\text{ }^\circ\text{C}$, $V_{DDI}=1.65\text{V to }3.3\text{V}$, $V_{CI}=2.5\text{V to }3.3\text{V}$, $AGND=VSS=0\text{V}$


8.1.5 Parallel 18/16/6-bit RGB Interface Timing Characteristics




Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC / HSYNC	t _{SYNCS}	VSYNC/HSYNC setup time	15	-	ns	18/16-bit bus RGB interface mode
	t _{SYNCH}	VSYNC/HSYNC hold time	15	-	ns	
DE	t _{ENS}	DE setup time	15	-	ns	
	t _{ENH}	DE hold time	15	-	ns	
D[17:0]	t _{POS}	Data setup time	15	-	ns	
	t _{PDH}	Data hold time	15	-	ns	
DOTCLK	PWDH	DOTCLK high-level period	15	-	ns	
	PWDL	DOTCLK low-level period	15	-	ns	
	t _{CYCD}	DOTCLK cycle time	100	-	ns	
	t _{rgbr, trgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	
VSYNC / HSYNC	t _{SYNCS}	VSYNC/HSYNC setup time	15	-	ns	6-bit bus RGB interface mode
	t _{SYNCH}	VSYNC/HSYNC hold time	15	-	ns	
DE	t _{ENS}	DE setup time	15	-	ns	
	t _{ENH}	DE hold time	15	-	ns	
D[17:0]	t _{POS}	Data setup time	15	-	ns	
	t _{PDH}	Data hold time	15	-	ns	
DOTCLK	PWDH	DOTCLK high-level pulse period	15	-	ns	
	PWDL	DOTCLK low-level pulse period	15	-	ns	
	t _{CYCD}	DOTCLK cycle time	50	-	ns	
	t _{rgbr, trgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V



8.2 Reset Timing



Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		uS
	tRT	Reset cancel		5 (note 1,5)	mS
				120 (note 1,6,7)	mS


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NV memory to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) And then return to Default condition for Hardware Reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:



Note 5: When Reset applied during Sleep In Mode.

Note 6: When Reset applied during Sleep Out Mode.

Note 7: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

9. Optical Specification

Ta=25°C


Item	Symbol	Condition	Min	Typ.	Max.	Unit	Remark
Contrast Ratio	CR	$\theta=0^\circ$	400	500	-		Note1 Note2
Response Time	Ton/ Toff	25°C	-	35	45	ms	Note1 Note3
View Angles	θT	CR ≥ 10	-	80	-	Degree	Note 4
	θB		-	80	-		
	θL		-	80	-		
	θR		-	80	-		
Chromaticity	White	x	0.29	0.34	0.39		Note5, Note1
		y	0.31	0.36	0.41		
NTSC	S	Brightness is on	67	70		%	Note5
Luminance	L		350	400	-	cd/m ²	Note1 Note6
Uniformity	U		-	80	-	%	Note1 Note7

Test condition: VF=3.2V, IF=20mA, the ambient temperature is 25°C.

Note 1: Definition of optical measurement system.

Temperature = 25°C(±3°C)

LED back-light: ON, Environment brightness < 150 lx




Note 2: Contrast ratio is defined as follow:

$$\text{Contrast Ratio} = \frac{\text{Surface Luminance with all white pixels}}{\text{Surface Luminance with all black pixels}}$$


Note 3: Response time is defined as follow:

Response time is the time required for the display to transition from black to white (Rise Time, Tr) and from white to black(Decay Time, Tf).




Note 4: Viewing angle range is defined as follow:

Viewing angle is measured at the center point of the LCD.



Note 5: Color chromaticity is defined as follow: (CIE1931)

Color coordinates measured at center point of LCD.



$$S = \frac{\text{area of RGB triangle}}{\text{area of NTSC triangle}} \times 100\%$$

Note 6: Luminance is defined as follow:

Luminance is defined as the brightness of all pixels “White” at the center of display area on optimum contrast.

Note 7: Luminance Uniformity is defined as follow:

Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

$$\text{Uniformity (U)} = \frac{\text{Minimum Luminance(brightness) in 9 points}}{\text{Maximum Luminance(brightness) in 9 points}}$$




Fig. 2 Definition of uniformity

10. Environmental / Reliability Tests

No	Test Item	Condition	Judgment criteria
1	High Temp Operation	Ts=+70°C, 120hrs	Per table in below
2	Low Temp Operation	Ta=-20°C, 120hrs	Per table in below
3	High Temp Storage	Ta=+80°C, 120hrs	Per table in below
4	Low Temp Storage	Ta=-30°C, 120hrs	Per table in below
5	High Temp & High Humidity Storage	Ta=+60°C, 90% RH, 120 hours	Per table in below (polarizer discoloration is excluded)
6	Thermal Shock (Non-operation)	-30°C 30 min~+70°C 30 min, Change time:5min, 10 Cycles	Per table in below
7	ESD (Operation)	C=150pF, R=330Ω · 5points/panel Air:±8KV, 5times; Contact:±4KV, 5 times;	Per table in below
8	Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z.	Per table in below
9	Shock (Non-operation)	60G 6ms, ±X,±Y,±Z 3times, for each direction	Per table in below
10	Package Drop Test	Height:80 cm, 1 corner, 3 edges, 6 surfaces	Per table in below

INSPECTION	CRITERION(after test)
Appearance	No Crack on the FPC, on the LCD Panel
Alignment of LCD Panel	No Bubbles in the LCD Panel No other Defects of Alignment in Active area
Electrical current	Within device specifications
Function / Display	No Broken Circuit, No Short Circuit or No Black line No Other Defects of Display

11. Precautions for Use of LCD Modules

11.1 Safety

The liquid crystal in the LCD is poisonous. Do not put it in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and water.

11.2 Handling

- A. The LCD and touch panel is made of plate glass. Do not subject the panel to mechanical shock or to excessive force on its surface.
- B. Do not handle the product by holding the flexible pattern portion in order to assure the reliability
- C. Transparency is an important factor for the touch panel. Please wear clear finger sacks, gloves and mask to protect the touch panel from finger print or stain and also hold the portion outside the view area when handling the touch panel.
- D. Provide a space so that the panel does not come into contact with other components.
- E. To protect the product from external force, put a covering lens (acrylic board or similar board) and keep an appropriate gap between them.
- F. Transparent electrodes may be disconnected if the panel is used under environmental conditions where dew condensation occurs.
- G. Property of semiconductor devices may be affected when they are exposed to light, possibly resulting in IC malfunctions.
- H. To prevent such IC malfunctions, your design and mounting layout shall be done in the way that the IC is not exposed to light in actual use.

11.3 Static Electricity

- A. Ground soldering iron tips, tools and testers when they are in operation.
- B. Ground your body when handling the products.
- C. Power on the LCD module before applying the voltage to the input terminals.
- D. Do not apply voltage which exceeds the absolute maximum rating.
- E. Store the products in an anti-electrostatic bag or container.

11.4 Storage

- A. Store the products in a dark place at $+25^{\circ}\text{C} \pm 10^{\circ}\text{C}$ with low humidity (40% RH to 60% RH). Don't expose to sunlight or fluorescent light.
- B. Storage in a clean environment, free from dust, active gas, and solvent.

11.5 Cleaning

- A. Do not wipe the touch panel with dry cloth, as it may cause scratch.
- B. Wipe off the stain on the product by using soft cloth moistened with ethanol. Do not allow ethanol to get in between the upper film and the bottom glass. It may cause peeling issue or defective operation. Do not use any organic solvent or detergent other than ethanol.

11.6 Cautions for installing and assembling

- A. Bezel edge must be positioned in the area between the Active area and View area. The bezel may press the touch screen and cause activation if the edge touches the active area. A gap of approximately 0.5mm is needed between the bezel and the top electrode. It may cause unexpected activation if the gap is too narrow. There is a tolerance of 0.2 to 0.3mm for the outside dimensions of the touch panel and tail. A gap must be made to absorb the tolerance in the case and connector.
- B. In order to make the display assembly stable and firm, DLC recommends to design some supporting at the display backside, especially for the display with tape-attached touch panel, such supporting is important and essential, or else, the display may drop-off from front after some period of time.
- C. Do not display the fixed pattern for a long time because it may develop image sticking due to the LCD structure. If the screen is displayed with fixed pattern, use a screen saver.

